

Excitation/Inhibition Balancing in 2D Synaptic Transistors With Minority-Carrier Charge Dynamics

Rongqi Wu, Xiaochi Liu, Zhongwang Wang, Yumei Jing, Yahua Yuan, Kui Tang, Xianfu Dai, Aocheng Qiu, Hemendra N. Jaiswal, Jia Sun[©], Huamin Li[©], *Senior Member, IEEE*, and Jian Sun[©], *Senior Member, IEEE*

Abstract—Most of the reported synaptic FETs with majority-carrier charge traps suffered from unbalanced excitatory and inhibitory behaviors. Here, we demonstrate an ambipolar WSe₂ synaptic FET with the charge dynamics of both electron and hole charge traps. The device shows balanced excitation and inhibition to a gate stimulation, due to the participation of minority-carrier charge traps. As a result, a nearly zero asymmetry with low nonlinearity of 0.04 is realized in long-term potentiation and depression (LTP/LTD). Good device repeatability is confirmed by device-to-device and cycle-to-cycle tests. A high accuracy of 92.8% is realized in the pattern recognition simulation. The proposed devices possess great potential in high-accuracy neuromorphic computing applications.

Index Terms—Synaptic transistor, charge dynamics, neural plasticity.

I. Introduction

RECENTLY, neuromorphic computing that emulates the nervous system of the human brain with artificial neural networks is developing rapidly [1]. Two-dimensional (2D) field-effect transistors (FETs) with resistance-switching functions have been investigated as artificial synapses. Distinct physical mechanisms causing resistance switching have been reported, including charge dynamics [2], [3], floating gate [4], ferroelectric polarization [5], [6], [7], [8], and ion migration [9]. Among them, charge-related synaptic behaviors are of great interest due to their easy accessibility. Charge traps can be induced by simple surface modification in regular FETs. Complex fabrication processes required to realize heterostructures of the floating gate and ferroelectric devices are avoided.

Manuscript received 16 September 2022; revised 2 November 2022; accepted 21 November 2022. Date of publication 24 November 2022; date of current version 28 December 2022. This work was supported in part by the National Key R&D Program of China under Grant 2022YFA1405600, in part by the National Natural Science Foundation of China under Grant 12104514, in part by the Hunan Provincial Science and Technology Department under Grant 2019RS1006, and Grant 2021RC2005, and in part by the Changsha Science and Technology Bureau under Grant KQ2014138. The review of this letter was arranged by Editor D. Shahrjerdi. (Corresponding authors: Xiaochi Liu; Jian Sun.)

Rongqi Wu, Xiaochi Liu, Zhongwang Wang, Yumei Jing, Yahua Yuan, Kui Tang, Xianfu Dai, Aocheng Qiu, Jia Sun, and Jian Sun are with the School of Physics and Electronics, Central South University, Changsha 410083, China (e-mail: liuxiaochi@csu.edu.cn; jian.sun@csu.edu.cn).

Hemendra N. Jaiswal and Huamin Li are with the Department of Electrical Engineering, University at Buffalo, The State University of New York, Buffalo, NY 14260 USA.

Color versions of one or more figures in this letter are available at https://doi.org/10.1109/LED.2022.3224471.

Digital Object Identifier 10.1109/LED.2022.3224471

Balanced excitatory/inhibitory characteristics are essential for robust neuronal selectivity. However, they have rarely been achieved in previously reported charge-related synaptic FETs with only majority-carrier charge traps. Excitatory and inhibition behaviors of charge dynamics-based synaptic FETs are greatly correlated to the charge trapping and release rates. Their different time scales lead to a significant discrepancy in conductance change under excitatory and inhibitory stimulations. As a result, much weaker inhibitory behaviors than excitatory behaviors are usually observed [10], [11], [12], [13], therefore limiting neuronal selectivity and hindering neuromorphic computing application.

Here, we demonstrated the 2D ambipolar synaptic FETs with charge dynamics of both majority and minority carriers exhibiting balanced excitatory/inhibitory behaviors. An excellent nonlinearity approaching 0.04 and a nearly ideal asymmetry value of 0 were achieved in the LTP/LTD under incremental pulse stimulations. Cycle-to-cycle and device-to-device tests suggest good device repeatability. Digit recognition was simulated and a high recognition accuracy of 92.8% is achieved. The proposed device shows great potential for high-accuracy neuromorphic computing.

II. EXPERIMENTAL DETAILS

Fabrication of the WSe₂ FETs started from mechanical exfoliation of few-layer WSe₂ flakes ($6\sim8$ nm) onto a Si substrate capped with 300 nm SiO₂. Relatively thick flakes are used to avoid significant device performance variations induced by bandgap differences or substrate effects. A 5 nm/50 nm In/Au stack was evaporated as electric contacts. As-fabricated WSe₂ FETs were treated in diluted hydrogen peroxide solution (H_2O_2 , 35%wt in H_2O) for 200 s, then washed with deionized water and dried with nitrogen.

Room-temperature electrical measurements were performed in a vacuum probe station at 0.1 Pa using a circuit sketched in Fig. 1(a). The highly p-doped Si substrate ($<0.005~\Omega \cdot \text{cm}$) was employed as a back gate electrode. The presynaptic spike was mimicked by applying the gate voltage (V_G) pulse, while the channel current (I_D) at a constant drain voltage (V_{DS}) of 0.5 V was regarded as the postsynaptic current (PSC).

III. RESULTS AND DISCUSSION

The schematic and optical microscope images of the treated WSe₂ FET are shown in Fig. 1(a) and Fig. 1(b), respectively. H_2O_2 treatment partially oxidizes the WSe₂ surface, resulting in Se vacancies (Se²⁺) and radical adsorption (OH⁻, O₂⁻) as

0741-3106 © 2022 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.




Fig. 1. (a) Schematic and (b) optical microscope image of a WSe₂ synaptic FET. (c) O 1s XPS spectra of pristine and treated WSe₂. (d) Transfer curves of the WSe₂ FET. (e) Output curve measured at $V_{\rm G} = 60$ V. (f) Current response to a 500 ms gate pulse train of -60 V/0 V.

electron and hole traps, respectively [14], [15]. This can be experimentally verified using x-ray photoelectron spectroscopy (XPS). A reduced Se/W ratio from 2.03 to 1.97 after treatment indicates the formation of 3% Se vacancies. An obvious O1s signal is noticed after the treatment (Fig. 1(c)). The peaks at 531.47 eV and 532.06 eV correspond to O-H and O-O bonds, respectively [16], implying surface adsorptions of OH $^-$ and O_2^- . Se $^{2+}$ and oxidative absorptions create defect levels near the conduction band and valence band, respectively, as calculated by density functional theory [17].

The existence of charge traps leads to hysteresis behaviors in WSe₂ FETs. Fig. 1(d) plots the transfer curves measured before and after H₂O₂ treatment. The pristine device shows n-dominated ambipolar characteristics with a weak hysteresis. After the treatment, significantly enhanced hysteresis is noted in both electron and hole branches. At low V_{DS} , ohmic conduction is indicated by a linear I-V correlation, as shown in Fig. 1(e). Shallow trap space charge limited conduction (SCLC) behavior, i.e. the I-V correlation known as $I_{\rm D} \propto V_{\rm DS}^{\alpha}(\alpha=1.5\sim2)$, is observed at high $V_{\rm DS}$, suggesting the presence of shallow charge traps [18]. Noted, a high gate voltage of 60 V is necessary to reduce the contact resistance and facilitate the channel-dominated transport, as the SCLC regime cannot be observed with considerable contact resistance. The co-existence of electron and hole charge traps can also be verified by measuring I_D response to a gate pulse train of -60 V/0 V (500 ms) as plotted in Fig. 1(f). With the increased number of pulses, I_D read at $V_G = -60$ V, where the hole dominates, keeps decreasing due to the trapping of holes. On contrary, I_D read at $V_G = 0$ V (read right after the -60 V gate pulse is retracted) with electron-dominated conduction increases due to the release of electrons.




Fig. 2. (a) Excitatory and (b) inhibitory PSC under 300 ms negative and positive gate pulses, respectively. (c) Band diagrams showing the mechanisms of inhibitory and excitatory processes.

The dual-carrier charge traps-involved charge dynamics can emulate both excitatory and inhibitory behaviors. Figs. 2(a) and 2(b) show the typical excitatory PSC and inhibitory PSC in response to the negative and positive gate pulses (300 ms), respectively. Read is performed at $V_G = 30 \text{ V}$ to set electrons as the majority carriers. The balanced excitatory and inhibitory behaviors that last more than 100 s are achieved with the same PSC change of $\sim 2 \text{ nA}$.

Fig. 2(c) explains the mechanisms of the excitation and inhibition balancing assisted by the minority-carriers trapping process. At $V_{\rm G}=30$ V, WSe₂ is electron dominated, while part of electron/hole charge traps is occupied. A negative pulse of -60 V pushes the Fermi level towards the valence band, which releases electrons and traps holes. Since re-trapping is a slow process, the released electrons can last for a relatively long period [19]. The effective electron density is, therefore, enhanced, resulting in excitatory behavior in the electron-dominated FET. When a positive pulse of 60 V is applied, the Fermi level is pushed upwards, provoking electron trapping and the release of holes. The resulting increment of hole density causes the reduction of effective electron density under the thermal equilibrium compared to the initial state. Consequently, the inhibitory behavior emerges.

On contrary, in a device with only majority-carrier (electron) traps, the trapped electrons are instantaneously released once the positive pulse is retracted. Consequently, the inhibition decays rapidly, and therefore, is not measurable. To verify that, an additional Ti-contacted WSe₂ FET was fabricated for comparison. Unipolar transfer characteristic is therefore measured, as the Fermi level is pinned near the conduction band minimum at the Ti-WSe₂ contact interface (Fig. 3(a)) [20]. Furthermore, hole conduction and hole trap-related charge dynamics are strongly suppressed. Subsequently, nearly no inhibitory behavior can be observed (Fig. 3(b)).

LTP and LTD are the basis for learning and memory formation. Fig. 4(a) plots the LTP and LTD responses of




Fig. 3. (a) Transfer curve of a Ti-contacted unipolar WSe₂ FET after surface treatment. (b) Exhibitory and inhibitory behaviors under 300 ms gate pulses.




Fig. 4. LTP and LTD characteristics measured under (a) identical pulse scheme and (b) incremental pulse scheme in three independent WSe₂ synaptic FETs. (c) Benchmarking of |NL| and asymmetry extracted from device #1 with previously reported synaptic devices. (d) Cycle-to-cycle test with device #1 using incremental pulse stimulations. (e) Nonlinearity values and (f) PSC_{max}/PSC_{min} ratio extracted in different operation cycles. All read is set at 30 V.

a FET subjected to 70 identical pulse stimulations. Low nonlinearity values of $|NL_P|=0.23$ and $|NL_D|=0.16$ are extracted [21]. Generally, the LTD process in devices with weak inhibition is dominated by the decay of the excitation current, showing unsatisfactory nonlinearity. The contribution from strengthened inhibition to the LTD process enhances the efficiency of gate pulse modulation and reduces the nonlinearity. Thanks to the balanced excitation and inhabitation, a low asymmetry value calculated as $|NL_P|-|NL_D|=0.07$ is obtained. The PSC_{max}/PSC_{min} ratio reaches a high value of $\sim 40\times$.

The linearity and symmetry can be further optimized by employing the incremental pulse scheme. Fig. 4(b) plots the PSC response under the stimulations of 80 incremental negative and positive pulses (LTP: -41 V to -80 V, 1 V steps; LTD: 21 V to 60 V, 1 V step). PSC_{max}/PSC_{min} ratio is further improved to >50, which is desired for high neural network accuracy. Extremely low nonlinearity $|NL_P| \approx |NL_D| = 0.04$




Fig. 5. (a) The schematic of the neural networks. (b) The recognition accuracy of the synaptic FET under identical and incremental pulse schemes.

and nearly zero asymmetry values are achieved. Fig. 4(c) plots the benchmarking of the extracted |*NL*| and asymmetry in comparison with previously reported synaptic FETs [22], [23]. |*NL*| and symmetry of LTP/LTD of our FET are far better than the previously reported charge-related synaptic FETs and almost on par with ferroelectric FETs.

The device's repeatability is then discussed. Identical LTP/LTD characteristics are measured in three FETs (Fig. 4(b)). Similar $|NL_P|$ and $|NL_D|$ values within the same order of magnitude highlight good device-to-device repeatability. Moreover, LTP/LTD behaviors are well maintained in terms of |NL| and symmetricity in 10 operation cycles with device #1 as shown in Fig. 4(d). Fittings suggest a low mean |NL| value of 0.04 and a variation within 10% among different cycles (Fig. 4(e)). The PSC_{max}/PSC_{min} ratio maintains a consistent value of \sim 53.8 with a 2% variation (Fig. 4(f)).

To investigate the potential of our WSe₂ synaptic in pattern recognition, a two-layer multilayer perceptron neural network is developed based on the measured LTP and LTD data of device #1 to simulate the learning number from the MNIST handwritten digits (28 × 28 pixels Fig. 5(a)). The network consists of 784 input layer neurons, 100 hidden layer neurons, and 10 output layer neurons. After 125 epochs, the maximum recognition accuracy reaches 90% with identical pulses and it is further enhanced to 92.8% with incremental pulses on account of improved linearity and symmetry in synaptic weight change (Fig. 5(b)). This value is close to that of 95% of an ideal device for the software baseline. Further improvement is expected with increased hidden layer neurons and training epochs.

IV. CONCLUSION

In conclusion, balanced excitatory/inhibitory behaviors have been realized in 2D WSe₂ synaptic FETs owing to the coexistence of electron and hole charge dynamics. The linear and symmetric LTP/LTD are shown with incremental pulse stimulations. Good device repeatability is proved by device-to-device and cycle-to-cycle tests. Our proposed device achieves a recognition accuracy rate as high as 92.8% when performing the recognition tasks. This research demonstrated a promising strategy for using simple charge-related FETs for high-performance neuromorphic devices.

REFERENCES

 K. Roy, A. Jaiswal, and P. Panda, "Towards spike-based machine intelligence with neuromorphic computing," *Nature*, vol. 575, no. 7784, pp. 607–617, Nov. 2019, doi: 10.1038/s41586-019-1677-2.

- [2] S. Seo, S.-H. Jo, S. Kim, J. Shim, S. Oh, J.-H. Kim, K. Heo, J.-W. Choi, C. Choi, S. Oh, D. Kuzum, H.-S.-P. Wong, and J.-H. Park, "Artificial optic-neural synapse for colored and color-mixed pattern recognition," *Nature Commun.*, vol. 9, no. 1, p. 5106, Dec. 2018, doi: 10.1038/s41467-018-07572-5.
- [3] A. J. Arnold, A. Razavieh, J. R. Nasr, D. S. Schulman, C. M. Eichfeld, and S. Das, "Mimicking neurotransmitter release in chemical synapses via hysteresis engineering in MoS₂ transistors," ACS Nano, vol. 11, no. 3, pp. 3110–3118, Mar. 2017, doi: 10.1021/acsnano.7b00113.
- [4] T. Paul, T. Ahmed, K. K. Tiwari, C. S. Thakur, and A. Ghosh, "A high-performance MoS₂ synaptic device with floating gate engineering for neuromorphic computing," 2D Mater., vol. 6, no. 4, Jul. 2019, Art. no. 045008, doi: 10.1088/2053-1583/ab23ba.
- [5] M. Seo, M. H. Kang, S. B. Jeon, H. Bae, J. Hur, B. C. Jang, S. Yun, S. Cho, W.-K. Kim, M.-S. Kim, K.-M. Hwang, S. Hong, S.-Y. Choi, and Y.-K. Choi, "First demonstration of a logic-process compatible junctionless ferroelectric FinFET synapse for neuromorphic applications," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1445–1448, Sep. 2018, doi: 10.1109/LED.2018.2852698.
- [6] K. C. Kwon, Y. Zhang, L. Wang, W. Yu, X. Wang, I.-H. Park, H. S. Choi, T. Ma, Z. Zhu, B. Tian, C. Su, and K. P. Loh, "In-plane ferroelectric tin monosulfide and its application in a ferroelectric analog synaptic device," ACS Nano, vol. 14, no. 6, pp. 7628–7638, Jun. 2020, doi: 10.1021/acsnano.0c03869.
- [7] Z.-D. Luo, S. Zhang, Y. Liu, D. Zhang, X. Gan, J. Seidel, Y. Liu, G. Han, M. Alexe, and Y. Hao, "Dual-ferroelectric-coupling-engineered two-dimensional transistors for multifunctional in-memory computing," ACS Nano, vol. 16, no. 2, pp. 3362–3372, Feb. 2022, doi: 10.1021/acsnano.2c00079.
- [8] J. Li, C. Ge, J. Du, C. Wang, G. Yang, and K. Jin, "Reproducible ultrathin ferroelectric domain switching for high-performance neuromorphic computing," *Adv. Mater.*, vol. 32, no. 7, Feb. 2020, Art. no. 1905764, doi: 10.1002/adma.201905764.
- [9] J. Chen, C. Zhu, G. Cao, H. Liu, R. Bian, J. Wang, C. Li, J. Chen, Q. Fu, Q. Liu, P. Meng, W. Li, F. Liu, and Z. Liu, "Mimicking neuroplasticity via ion migration in van der Waals layered copper indium thiophosphate," *Adv. Mater.*, vol. 34, no. 25, Jun. 2022, Art. no. 2104676, doi: 10.1002/adma.202104676.
- [10] X. Gu and S. S. Iyer, "Unsupervised learning using charge-trap transistors," *IEEE Electron Device Lett.*, vol. 38, no. 9, pp. 1204–1207, Sep. 2017, doi: 10.1109/LED.2017.2723319.
- [11] M. Kim, E. Park, I. S. Kim, J. Park, J. Kim, Y. Jeong, S. Lee, I. Kim, J.-K. Park, T.-Y. Seong, and J. Y. Kwak, "A comparison study on multilayered barrier oxide structure in charge trap flash for synaptic operation," *Crystals*, vol. 11, no. 1, p. 70, Jan. 2021, doi: 10.3390/cryst11010070.
- [12] J. Zou, Z. Cai, Y. Lai, J. Tan, R. Zhang, S. Feng, G. Wang, J. Lin, B. Liu, and H.-M. Cheng, "Doping concentration modulation in vanadium-doped monolayer molybdenum disulfide for synaptic transistors," ACS Nano, vol. 15, no. 4, pp. 7340–7347, Apr. 2021, doi: 10.1021/acsnano.1c00596.

- [13] G. Ding, B. Yang, R. Chen, W. Mo, K. Zhou, Y. Liu, G. Shang, Y. Zhai, S. Han, and Y. Zhou, "Reconfigurable 2D WSe2-based memtransistor for mimicking homosynaptic and heterosynaptic plasticity," *Small*, vol. 17, no. 41, Oct. 2021, Art. no. 2103175, doi: 10.1002/smll.202103175.
- [14] J. Raja, C. P. T. Nguyen, C. Lee, N. Balaji, S. Chatterjee, K. Jang, H. Kim, and J. Yi, "Improved data retention of InSnZnO nonvolatile memory by H₂O₂ treated Al₂O₃ tunneling layer: A cost-effective method," *IEEE Electron Device Lett.*, vol. 37, no. 10, pp. 1272–1275, Oct. 2016, doi: 10.1109/LED.2016.2599559.
- [15] C.-Y. Xu, J.-K. Qin, H. Yan, Y. Li, W.-Z. Shao, and L. Zhen, "Homogeneous surface oxidation and triangle patterning of monolayer MoS₂ by hydrogen peroxide," *Appl. Surf. Sci.*, vol. 452, pp. 451–456, Sep. 2018, doi: 10.1016/j.apsusc.2018.05.025.
- [16] X. Kong, C. Zeng, X. Wang, J. Huang, C. Li, J. Fei, J. Li, and Q. Feng, "Ti-O-O coordination bond caused visible light photocatalytic property of layered titanium oxide," *Sci. Rep.*, vol. 6, no. 1, Jul. 2016, Art. no. 29049, doi: 10.1038/srep29049.
- [17] H. Liu, N. Han, and J. Zhao, "Atomistic insight into the oxidation of monolayer transition metal dichalcogenides: From structures to electronic properties," *RSC Adv.*, vol. 5, no. 23, pp. 17572–17581, 2015, doi: 10.1039/C4RA17320A.
- [18] Y. Yang, H. Du, Q. Xue, X. Wei, Z. Yang, C. Xu, D. Lin, W. Jie, and J. Hao, "Three-terminal memtransistors based on two-dimensional layered gallium selenide nanosheets for potential low-power electronics applications," *Nano Energy*, vol. 57, pp. 566–573, Mar. 2019, doi: 10.1016/j.nanoen.2018.12.057.
- [19] Y. Y. Illarionov, G. Rzepa, M. Waltl, T. Knobloch, A. Grill, M. M. Furchi, T. Mueller, and T. Grasser, "The role of charge trapping in MoS₂/SiO₂ and MoS₂/hBN field-effect transistors," 2D Mater., vol. 3, no. 3, Jul. 2016, Art. no. 035004, doi: 10.1088/2053-1583/3/3/035004.
- [20] C. Kim, I. Moon, D. Lee, M. S. Choi, F. Ahmed, S. Nam, Y. Cho, H.-J. Shin, S. Park, and W. J. Yoo, "Fermi level pinning at electrical metal contacts of monolayer molybdenum dichalcogenides," ACS Nano, vol. 11, no. 2, pp. 1588–1596, 2017, doi: 10.1021/acsnano.6b07159.
- [21] M. Jerry, P.-Y. Chen, J. Zhang, P. Sharma, K. Ni, S. Yu, and S. Datta, "Ferroelectric FET analog synapse for acceleration of deep neural network training," in *IEDM Tech. Dig.*, Dec. 2017, pp. 6.2.1–6.2.4, doi: 10.1109/IEDM.2017.8268338.
- [22] S. Yang, X. Li, T. Yu, J. Wang, H. Fang, F. Nie, B. He, L. Zhao, W. Lü, S. Yan, A. Nogaret, G. Liu, and L. Zheng, "High-performance neuromorphic computing based on ferroelectric synapses with excellent conductance linearity and symmetry," Adv. Funct. Mater., vol. 32, no. 35, Aug. 2022, Art. no. 2202366, doi: 10.1002/adfm.202202366.
- [23] E. J. Fuller, S. T. Keene, A. Melianas, Z. Wang, S. Agarwal, Y. Li, Y. Tuchman, C. D. James, M. J. Marinella, J. J. Yang, A. Salleo, and A. A. Talin, "Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing," *Science*, vol. 364, no. 6440, pp. 570–574, May 2019, doi: 10.1126/science.aaw5581.